High-contrast, highly textured VO$_2$ thin films integrated on silicon substrates using annealed Al$_2$O$_3$ buffer layers

Cite as: J. Appl. Phys. 127, 205303 (2020); https://doi.org/10.1063/1.5144816
Submitted: 23 January 2020 . Accepted: 07 May 2020 . Published Online: 22 May 2020

Mark Lust ©, Shangyi Chen ©, Catrina E. Wilson ©, Joshua Argo, Vicky Doan-Nguyen ©, and Nima Ghalichechian ©
High-contrast, highly textured VO$_2$ thin films integrated on silicon substrates using annealed Al$_2$O$_3$ buffer layers

Mark Lust,1,a) Shangyi Chen,1,2 Catrina E. Wilson,3 Joshua Argo,3 Vicky Doan-Nguyen,2,3 and Nima Ghalichechian1,b)

AFFILIATIONS
1 Department of Electrical and Computer Engineering, The Ohio State University, Columbus, Ohio 43212, USA
2 Department of Mechanical and Aerospace Engineering, The Ohio State University, Columbus, Ohio 43212, USA
3 Department of Materials Science and Engineering, The Ohio State University, Columbus, Ohio 43212, USA

a) Present address: ElectroScience Lab, 1330 Kinnear Rd., Columbus, OH 43212, USA. Author to whom correspondence should be addressed: Lust.50@osu.edu
b) Electronic address: Ghalichechian.1@osu.edu

ABSTRACT
We present vanadium dioxide (VO$_2$) thin films having high resistivity contrast with silicon substrates through use of crystallized alumina (Al$_2$O$_3$) buffer layers, engineered for this purpose. We first optimized the process by depositing VO$_2$ onto C-plane sapphire substrates prior to alumina thin films. The latter of which were grown via atomic layer deposition on silicon substrates. We then applied rapid thermal annealing (RTA) to crystallize the alumina films. Scanning electron microscopy results indicated a thickness of 107 nm for each VO$_2$ film, which yielded hot–cold resistivity contrast ratios of 9.76 $\times$ 10$^4$, 1.46 $\times$ 10$^4$, and 3.66 $\times$ 10$^3$, when deposited on the C-plane sapphire, the annealed buffers, and the as-deposited alumina buffers, respectively. Atomic force microscopy of the film surface roughness indicated root mean squared roughness ($R_q$) of 4.56 nm, 6.79 nm, and 3.30 nm, respectively, for the films grown on the C-plane sapphire, annealed buffers, and as-deposited buffers. Finally, x-ray diffraction (XRD) of the VO$_2$ films indicated the desired composition and strong (0h0)/(00h) texturing, when deposited on both the C-plane sapphire and the annealed alumina buffer layers. XRD results indicated a series of peaks corresponding to the $\alpha$-Al$_2$O$_3$/C-plane sapphire, and an XRD analysis of the buffers alone confirmed crystallization of the buffer layer via RTA. The process defined in this paper produced a series of highly textured VO$_2$ films making them most valuable for the integration of VO$_2$ with silicon-based devices.

Published under license by AIP Publishing. https://doi.org/10.1063/1.5144816

I. INTRODUCTION
The versatility and quasi-passive attributes of phase change materials (PCMs) in terms of reacting directly or “instinctually” to external stimuli (e.g., heat, pressure, light, and strain) make them particularly useful in sensing and switching applications. Such factors can mean replacing specialized traditional integrated circuits, or improving sensor performance by either exploiting nonlinear behavior, or by creating reconfiguration by activating multiple states of geometry through the strategic actuation of different PCM regions. Vanadium dioxide (VO$_2$) is particularly appealing for this exploitation/reconfiguration in that it has a low metal-insulator transition (MIT) temperature (68 °C), which exhibits a reversible, sharp, nonlinear change. These properties are advantageous in terms of lower power and faster switching devices, unlike other PCMs (e.g., germanium-antimony-telluride), that require a high temperature excitation (i.e., ~618 °C) to revert to a dielectric state. Although the temperature and hysteresis width of the VO$_2$ phase transition is tunable, as is the MIT itself on a domain level, this work focuses on growing VO$_2$ films using silicon (Si) substrates that exhibit similar properties to that grown on a C-plane sapphire.

The C-plane sapphire was chosen because it yields VO$_2$ films whose electrical properties closely resemble those of bulk VO$_2$:
particularly, a transition temperature of 68 °C. Other works have presented comparisons of high-quality VO₂ films on C-plane with R- and M-plane sapphire, but both alternate sapphire substrates show a shift in transition temperature. All experimental VO₂ films in this work maintain the transition temperature of 68 °C so the most direct control comparison is the C-plane sapphire.

VO₂ applications include radio frequency (RF) switches, infrared asymmetric transmission limiters, and thermal imaging sensors. Its sharp change in resistivity makes it an ideal material for a shunt RF switch, where the room temperature VO₂ is RF-transparent in the passing state and heated to a conducting state to short the signal line to the ground plane, causing high reflection. Such switches and similar mechanisms are useful in a multitude of RF applications, including millimeter wave phase shifters and reactive power limiters, reconfigurable antennas, and metasurfaces. As Si is widely used in a multitude of such research and industry concepts, additional applications of VO₂ such as micro-actuators, thermochromics, optical modulators, field-effect transistors, power meters, electrostatic discharge protection, and gas sensors give merit to the integration of VO₂ on Si substrates. The key novelty of this work is the deposition of high-contrast VO₂ films on Si substrates through use of annealed polycrystalline alumina buffer layers, thus paving the way for the easy integration of such devices in the future.

Unfortunately, the limited deposition of state of the art VO₂ thin films to single crystal sapphire substrates, where there is a strong lattice match between the C-plane sapphire and VO₂, currently hinders the pragmatic use of VO₂. Specifically, the extremely low etch rates and lack of semiconductor properties prevent the use of sapphire for bulk etch/micromachining and in standard device processes. Indeed, silicon substrates are most commonly used in device processing, for both traditional integrated circuit applications and techniques used in micro-electromechanical systems. Unfortunately, the large lattice mismatch between Si and VO₂ inhibits the efficacy of direct deposition of VO₂. Such films exhibit comparatively small change in the resistivity (<1 × 10⁴) and large hysteresis (~8 °C) in the phase transition region. In cases where larger hysteresis is beneficial, like memory applications, a recent overview discusses intentional manipulation of hysteresis. Intuitively, it is better to start with VO₂ having bulk properties and modify from there than to accept a VO₂ film with weak orientation and low phase purity. In Table I, we provide a comparison of theoretical lattice mismatch of VO₂ on both the C-plane sapphire and Si.

To improve the performance of VO₂ thin films on Si substrates, several materials for buffer layers such as yttria-stabilized zirconia, HfO₂, and amorphous Al₂O₃ were proposed. The advantage of this work over previous studies using Al₂O₃ buffer layers is the new comparison of VO₂ on amorphous alumina with VO₂ on annealed, polycrystalline alumina buffers. Another distinguishing factor is that this work also uses DC sputtering rather than RF sputtering¹ and yields a higher resistivity contrast ratio. Although thermally oxidized silicon dioxide buffer layers have shown resistivity contrast ratios of 1.3 × 10⁴, this fabrication technique is limited to Si and cannot be adapted to other substrates. It is, however, possible to use the thin film atomic layer deposition (ALD) technique with various substrates such as GaAs or GaN.¹⁵,¹⁶

VO₂ films deposited on single crystal sapphire substrates have been described as epitaxial, since their sapphire lattice determines their orientation. The VO₂ films presented in this work have clear epitaxial relation to their underlying sapphire substrates and annealed buffers, but we refrain from using the term epitaxial for two reasons; the sputtering process described here is not a standard epitaxy process, and in the buffer layer case, the underlying growth surface is polycrystalline, not monocristalline. However, we also abstain from using the term polycrystalline to describe the VO₂, as it discounts the substantial dependence of our VO₂ preferred texturing on the underlying crystal substrate and buffer layer structures. Therefore, we use the modified term textured-epitaxial to convey the dependence of the VO₂ films’ structure on epitaxial interactions with both the single crystal sapphire and local sites in the polycrystalline alumina buffer. As such, we sought to create a polycrystalline α-Al₂O₃ buffer layer to create similar VO₂ growth conditions on the bulk sapphire. The alumina buffer is not categorized as, nor intended to be epitaxial nor textured-epitaxial in itself, but rather it is intended to eliminate the effect of the Si diamond cubic lattice on the VO₂. The VO₂, Si, and Al₂O₃ lattices are illustrated conceptually as cross sections in Fig. 1.

Our proposed solution is to implement alumina buffer layers deposited using ALD, which we crystallize using rapid thermal annealing (RTA). X-ray diffraction (XRD) illustrates no crystallographic differences of the VO₂ structure when deposited on annealed polycrystalline alumina buffer vs C-plane sapphire, whereas VO₂ deposited on amorphous alumina buffer indicates significantly reduced crystallinity. Furthermore, XRD analysis of alumina thin films deposited on diamond silicon without VO₂ confirms the emergence of polycrystallinity upon annealing. The VO₂ films used here were deposited with DC reactive sputtering, which is advantageous over a number of techniques such as pulsed laser deposition, solgel, ALD, chemical vapor deposition, molecular beam epitaxy, metal organic chemical vapor deposition, and hydrothermal growth making it possible to extend the sputtering to a larger batch processing for efficient manufacturing.

### II. MATERIALS AND METHODS

#### A. Thin film deposition

1. Vanadium dioxide deposition

This VO₂ deposition process is an extension of previous efforts to create reconfigurable terahertz filters with VO₂ using reactive sputtering. An incrementing of the O₂ flow during annealing and controlling for a variation in the deposition rate between trials increased the resistivity contrast ratio from 7 × 10⁴ to 9.76 × 10⁴ and decreased the hysteresis width from 6 °C to 4 °C. As the measurement process was also improved, the 6 °C hysteresis...
figure refers to early trials within this work. The C-plane sapphire wafers are cleaned with organic solvents and dried. A dummy Si wafer is then used to eliminate contaminants in the sputtering chamber and coat the chamber in VO₂ prior to deposition on the experimental sample.

First, the sample is cleaned with plasma for 7 min using 20 sccm Ar⁺ plasma and 50 W RF power at 4.0 Pa. Next, the chamber is heated at vacuum to 650 °C prior to flowing 1.62 sccm O₂ and 20 sccm Ar (7.5% O₂: total gas ratio) at 1.33 Pa pressure. The DC power is increased to 250 W and the sputtering target shutter left open for the time required to ensure the deposition of 107 nm of VO₂, based upon the rate measured. Once the deposition is complete, the sample is annealed, in situ, at the same temperature in 1.33 Pa, 10 sccm O₂ environment for 15 min. We use an experimental process, the iterative results of which are detailed in Sec. III A, to establish these parameters. Overall, we established them through five key iterations, described in Table II in Sec. III A.

We discovered that the deposition rate can vary significantly between trials when the same process was employed multiple times with varying results. However, controlling for the variable deposition rate (by measuring before each deposition) returned the expected results, thus confirming repeatability of this process. Therefore, the final iteration of the process is also used to deposit on the experimental buffer layers as well.

2. Alumina deposition and annealing

To fabricate the alumina thin films, Al₂O₃ with a thickness of 45 nm is deposited onto the Si substrates. The precursors are trimethylaluminum and H₂O heated to 300 °C with N₂ as the purging gas, followed by the RTA process at 950 °C for 60 s in N₂ ambient. This process is essential for the deposition of high-contrast, highly textured VO₂ films since the crystallization of alumina creates a stronger basis for VO₂ growth than do the amorphous films.

B. Characterization methods

Electrical resistivity, crystallinity, thickness, and surface morphology serve as the criteria for characterizing the VO₂ films grown in this study. To capture the full heating and cooling hysteresis loop for each sample, the resistivity was measured using a 4-point probe, hot plate, and surface probe thermometer. Parallel-beam x-ray diffraction (XRD) is next used to determine the crystal structure of the VO₂ and for the Al₂O₃ buffers. All XRD patterns are collected on a Rigaku SmartLab diffractometer with Cu-Kα radiation, in a 2θ/θ collection mode, with a step size of 0.01°, a speed of 12 s/step, and all slits set to 1.00 mm. Scanning electron microscopy (SEM) is used to measure thickness and observe crystal grain structure and surface morphology, and atomic force microscopy (AFM) used to measure the surface roughness.
III. RESULTS AND DISCUSSION

A. Temperature-dependent resistivity

Resistivity contrast ratio, defined as the resistivity at room temperature divided by that above the MIT, is a key figure of merit for VO$_2$ thin films. A hot plate, surface probe thermometer, and 4-point probe were used to measure the sheet resistance over the phase change of the VO$_2$ samples. We measured the samples from room temperature through and past the transition region and again during the cool down to capture the full hysteretic loop of the phase change behavior. We then multiplied the sheet resistance values by the thickness to calculate resistivity.

As indicated in the resistivity hysteresis loops in Fig. 2, on the C-plane sapphire, our films exhibit state of the art performance, with nearly five orders of magnitude resistivity contrast ratio at 9.76 × 10$^4$. The iterations of the fabrication process are detailed in Table II with their respective contrast ratio and hysteresis width results. A significantly decreased resistivity contrast ratio at 3.66 × 10$^3$, characterized the VO$_2$ thin films deposited on as-deposited alumina buffer layers. Such findings are expected in that ALD alone yields amorphous films that cannot create a lattice match for VO$_2$ growth. Based upon our hypothesis that RTA is suitable in transforming the alumina buffer layer from amorphous to polycrystalline, we deposited VO$_2$ on these annealed buffer layers. The result was an increase in the resistivity contrast ratio by a factor of 4, which yielded a new ratio of 1.46 × 10$^4$.

B. X-ray diffraction

Parallel-beam XRD analysis confirmed that depositing VO$_2$ on annealed polycrystalline alumina does not cause a change in the crystal structure compared to when it is deposited on the C-plane sapphire, with both yielding monoclinic (P2$_1$/c) VO$_2$ at room temperature. Figure 3 illustrates low-crystallinity monoclinic VO$_2$ when deposited on amorphous alumina with a low intensity (020)/(002) peak around 39.8°. However, when deposited on annealed polycrystalline alumina and C-plane sapphire, there are strong, clear diffraction peaks at 39.8°, corresponding to VO$_2$ texturing in the (020) or (002) planes supported by the peaks at approximately 86°, corresponding to the (040) or (004) plane. Because the d-spacings of the (002), and (020) peaks as well as the (004), and (040) peaks

### Table II. VO$_2$ deposition trials. Rather than listing the constant process variables in the table, they are described in the text for clarity. Trials deemed that process failures are also omitted and key process changes marked with *.

<table>
<thead>
<tr>
<th>Sample ID</th>
<th>Ar flow (sccm)</th>
<th>O$_2$ flow (sccm)</th>
<th>O$_2$:total gas ratio (%)</th>
<th>Deposition time (mins)</th>
<th>Annealing O$_2$ flow (sccm)</th>
<th>Resistivity contrast ratio (unitless)</th>
<th>Hysteresis width (°C)</th>
<th>Transition range (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>19.96</td>
<td>1.58</td>
<td>7.34</td>
<td>16:40</td>
<td>1.58</td>
<td>3.11 × 10$^4$</td>
<td>6</td>
<td>12</td>
</tr>
<tr>
<td>B</td>
<td>19.96</td>
<td>*1.62</td>
<td>*7.51</td>
<td>16:40</td>
<td>*1.62</td>
<td>1.99 × 10$^4$</td>
<td>6</td>
<td>18</td>
</tr>
<tr>
<td>C</td>
<td>19.96</td>
<td>1.58</td>
<td>*7.34</td>
<td>16:40</td>
<td>*4.96</td>
<td>6.29 × 10$^4$</td>
<td>6</td>
<td>12</td>
</tr>
<tr>
<td>D</td>
<td>19.96</td>
<td>1.58</td>
<td>7.34</td>
<td>16:40</td>
<td>*9.97</td>
<td>6.88 × 10$^4$</td>
<td>4</td>
<td>12</td>
</tr>
<tr>
<td>E</td>
<td>19.96</td>
<td>1.58</td>
<td>7.34</td>
<td>*20:00</td>
<td>9.97</td>
<td>9.76 × 10$^4$</td>
<td>4</td>
<td>12</td>
</tr>
</tbody>
</table>

---

**FIG. 2.** Resistivity vs temperature measurements comparing (a) the electrical performance of the VO$_2$ thin films on ALD thin films, both amorphous (as-deposited) and annealed, as well as bulk crystalline C-plane sapphire wafers and (b) each deposition trial iteration as detailed in Table I. Sample IDs are labeled A through E, corresponding to the process details in Table I. Sample A is the first trial, and Sample E is from the finalized process.
are almost exactly coincidental, they cannot be differentiated in this circumstance.\textsuperscript{3,33-41} These \(2\theta\) ranges were chosen because no other diffraction peaks were shown during previous XRD scans on similar samples, which can be found in figures in the supplementary material. Other literature corroborates these two peaks and shows that for (020)/(002) textured VO\textsubscript{2}, the rest of the spectrum does not show any peaks of interest.\textsuperscript{3,4}

VO\textsubscript{2} on the C-plane sapphire has a slight (040)/(004) peak shift of 0.5° toward a higher 2\(\theta\) from simulated bulk diffraction patterns; whereas, VO\textsubscript{2} on the annealed polycrystalline alumina (040)/(004) peak shift of 0.9° toward a higher 2\(\theta\) angle. However, both (040)/(004) peaks are broadened. This shift is most likely due to the highly non-uniform but overall compressive strain on the system, which is also supported by the (040)/(004) peak broadening. The peak broadening depends on the Bragg angle, indicating that it is most likely due to a combination of the increase in strain, which could be different in individual grains, and crystallite size. This broadening originates from the lattice mismatch between the Si-d substrate (\textit{Fd\textsubscript{3}m}) and the \(\alpha\)-Al\textsubscript{2}O\textsubscript{3} buffer (\textit{R\textsubscript{3}cH}), shown in Fig. 3, which strains the buffer placing extra strain on the VO\textsubscript{2} that is absent when deposited on the single-crystalline C-plane sapphire. Additionally, there is strain inherent in the VO\textsubscript{2} films; since they are deposited above the MIT, they are grown in the tetragonal rutile structure and subsequently transition to monoclinic when cooled. Figure 3 illustrates the initial crystallization of VO\textsubscript{2} with this preferred (020) growth texture even without the alumina anneal. However, the low signal-to-noise ratio and absence of the (040) peak indicates the presence of very little crystalline VO\textsubscript{2} without annealing the buffer.

The small peaks at 38.1° in both the C-plane sapphire and annealed alumina and at 41.7° in the C-plane sapphire correspond to the (110) and (006) planes, respectively, in the \(\alpha\)-Al\textsubscript{2}O\textsubscript{3} substrate and buffer. However, when Al\textsubscript{2}O\textsubscript{3} is deposited and annealed on the silicon substrate by itself, it crystallizes into \(\gamma\)-Al\textsubscript{2}O\textsubscript{3} (\textit{Fd\textsubscript{3}m}) as shown in Fig. 2(b). The 19.6°, 32.3°, and 39.3° correspond to the (111), (220), and (222) planes in \(\gamma\)-Al\textsubscript{2}O\textsubscript{3}, respectively. As with VO\textsubscript{2} deposition, there are slight peak shifts of 0.2° and 0.4° for the (211) and (220) peaks as compared to simulated bulk diffraction patterns associated with the lattice mismatch placing strain on the system. Since the RTA performed on the alumina buffer creates only \(\gamma\)-Al\textsubscript{2}O\textsubscript{3}, it is likely that some local topotaxial conversion\textsuperscript{28,42} in the alumina occurs during the VO\textsubscript{2} deposition process from the \(\gamma\)-phase to \(\alpha\)-phase.

In the XRD scans of alumina buffers on Si, the highest intensity peak coincides with the (100) single-crystalline Si-d (\textit{Fd\textsubscript{3}m}) substrate. However, the second highest intensity peak at the 33.2° corresponds to the (121) plane of Si-HP (\textit{Ia\textsubscript{3}}), which is supported by the presence of two peaks at approximately 91° indexing to the (532) plane of Si-HP. The presence of this phase most likely manifests as a lattice transition layer between the Si-d substrate and the crystallized \(\gamma\)-Al\textsubscript{2}O\textsubscript{3} due to a large lattice mismatch of 46.2%. Similar to the VO\textsubscript{2} crystallized on annealed Al\textsubscript{2}O\textsubscript{3}, the slight peak shifts in the XRD patterns are due to the strain, with peak broadening due to a combination of larger crystallite size and the non-uniformity of the strain from individual grains in the annealed polycrystalline buffer.

In Fig. 4, we show the theoretical lattice mismatch values of the deposited materials with the substrates and buffers. The low lattice mismatch of the tetragonal rutile VO\textsubscript{2} (R), which is
associated with the deposition temperature, is the central consideration for forming highly textured VO\(_2\). We perform the deposition process at 650 °C, which is well above the MIT, to ensure the creation of a VO\(_2\) (R) film during the growth and annealing process. This VO\(_2\) (R) film evolves into VO\(_2\) (M) upon cooling. From these observations, we conclude that the annealed alumina ultimately mimics to a significant degree the growth conditions leading to a highly crystalline VO\(_2\) (M), which the C-plane sapphire provides.

With the similarities in mind between VO\(_2\) as deposited on the C-plane sapphire and annealed alumina, we classify the latter as textured-epitaxial as well. The polycrystalline nature of the buffer and the sputtering/in situ annealing process preclude using the term epitaxial, but the data strongly suggest local epitaxial interactions as the cause of the similarity in these films.

C. Scanning electron microscopy

Each VO\(_2\) film is 107 nm thick, with negligible variation based on the crystallinity of the buffer layer. To confirm the thickness of the films, we observed a cross section of each sample deposited on an alumina buffer layer using SEM. As shown in Fig. 5, the grains of the VO\(_2\) thin films are evident in both the samples with annealed and as-deposited buffer layers, with the film thickness not
dependent on the buffer layer properties. Note also the crystallization of the buffer layer as hypothesized and observed using XRD by the visual inspection of the micrographs compared in Fig. 5. This observation of the crystal formation further corroborates the hypothesis that the application of RTA to ALD alumina thin films creates a basis for higher contrast, more highly textured VO₂ than as-deposited alumina.

D. Atomic force microscopy

Additionally, we performed AFM to study the VO₂ films’ surface roughness. The VO₂ grown on as-deposited alumina showed the lowest root mean squared roughness (Rq), of 3.30 nm, the results of which were expected as it was the most amorphous film as shown by XRD and SEM. The Rq roughness of the VO₂ on annealed alumina and C-plane sapphire were 6.79 nm and 4.56 nm, respectively. Although VO₂ on the C-plane sapphire exhibits a more predominant crystalline arrangement, as shown by XRD, it was smoother, as indicated by the difference in roughness between the sapphire wafer and the annealed alumina buffer. Sapphire is polished to an arithmetic mean (Ra) roughness of <0.3 nm according to the manufacturer, while the Rq roughness of the annealed alumina thin film is 0.68 nm, measured using AFM. Note also in Fig. 6 that VO₂ on as-deposited alumina has a rounded grain structure and the smallest size, while VO₂ on annealed alumina has larger grains with some variance in size and shape, and VO₂ on the C-plane sapphire has consistently sized and shaped grains.

IV. CONCLUSIONS

We developed a repeatable process for depositing high-resistivity contrast, textured-epitaxial VO₂ on C-plane sapphire and on alumina thin film buffer layers on silicon substrates, using DC sputtering. The textured-epitaxial VO₂ on sapphire exhibited state of the art resistivity contrast of $9.76 \times 10^8$, the polycrystalline VO₂ on as-deposited alumina showed resistivity contrast of $3.66 \times 10^5$, and annealing the alumina increased that result by a factor of 4 to $1.46 \times 10^5$ in the respective textured-epitaxial VO₂. XRD, SEM, and AFM analysis of our films shows that the annealed alumina buffer layers produce textured-epitaxial VO₂ films similar to those grown directly on the bulk C-plane sapphire, as well as crystallization of the alumina, particularly in the γ-phase. Our VO₂ deposition process, combined with silicon substrates, creates high-contrast, textured-epitaxial films; thus, it is more easily integrated with a much wider range of devices than VO₂ strictly grown on sapphire wafers.

SUPPLEMENTARY MATERIAL

See the supplementary material for a full 2θ angle range (10°–70°) x-ray diffraction scan of VO₂ on a C-plane sapphire substrate.

ACKNOWLEDGMENTS

The authors wish to acknowledge the support of the National Science Foundation (NSF) Grant No. 1845370, the Air Force Research Lab (AFRL)/Defense Associated Graduate Student Innovators (DAGSI) Award No. RV6-OSU-19-2-AFRL2, and the Ohio State University Institute for Materials Research. The Center for Electron Microscopy and Analysis (CEMAS) at the Ohio State University was the location for the x-ray diffraction performed in this effort. C.E.W. and V.D.N. acknowledge financial support from the Smart Vehicles Concepts Center, an NSF Industry–University Cooperative Research Center (NSF IIP 1738723) for seed funding.

DATA AVAILABILITY

The data that support the findings of this study are available within the article and its supplementary material.

REFERENCES

The data that support the findings of this study are available within the article and its supplementary material.